Fabrication of wafer-scale SSA (IMAGE)
Caption
Fig. 1. (a) Schematics of the SSA fabrication process. (b) SEM images of the SSA during the ICP etching process. (c–e) SEM images of the subulate RRAM devices with different c-radii. (f) 3D profile of uniform SSA from a typical region of the substrate.
Credit
©Science China Press
Usage Restrictions
Use with credit.
License
Original content