A Micrograph of the Chip and the 64-Element Module (IMAGE)
Tokyo Institute of Technology
Caption
The transceiver, based on a 64-element phased-array design, takes up a chip area of 12 mm2.
Credit
IEEE
Usage Restrictions
None
License
Licensed content
Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.