CMOS chips on an 18 mm x 163.5 mm evaluation-board.
Credit
Atsushi Shirane, Kenichi Okada
Usage Restrictions
None
License
Licensed content
Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.