Figure 2. Prototype of the proposed relay transceiver (IMAGE)

Tokyo Institute of Technology

Figure 2. Prototype of the proposed relay transceiver

Caption

The prototype of the proposed relay transceiver was fabricated with Si CMOS 65nm chips and 4×2 patch phased-array antenna board.

Credit

2024 IEEE Symposium on VLSI Technology & Circuits

Usage Restrictions

Credit must be given to the creator. Only noncommercial uses of the work are permitted. No derivatives or adaptations of the work are permitted.

License

CC BY-NC-ND

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.