Inherently fault protected circuit (IMAGE)

Forschungszentrum Juelich

Inherently fault protected circuit

Caption

Proposed hardware implementation of the QEC code. The circuit consists of two Josephson junctions coupled by a gyrator, highlighted in red.

Credit

M. Rymarz et al., Phys Rev X (2021), https://doi.org/10.1103/PhysRevX.11.011032 (CC BY 4.0)

Usage Restrictions

CC BY 4.0 https://creativecommons.org/licenses/by/4.0/

License

Licensed content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.