Demonstration of High-speed SOT-MRAM Memory Cell Compatible with 300mm Si CMOS Technology (IMAGE)

Tohoku University

Demonstration of High-speed SOT-MRAM Memory Cell Compatible with 300mm Si CMOS Technology

Caption

This is a schematic of the STT-MRAM cell (Two Terminal Device).

Credit

CIES, Tohoku University

Usage Restrictions

Credit: CIES, Tohoku University

License

Licensed content

Disclaimer: AAAS and EurekAlert! are not responsible for the accuracy of news releases posted to EurekAlert! by contributing institutions or for the use of any information through the EurekAlert system.